Silicon Labs /EFR32BG21A010F768IM32 /USART2_NS /TIMECMP0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as TIMECMP0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0TCMPVAL0 (DISABLE)TSTART 0 (TCMP0)TSTOP0 (DISABLE)RESTARTEN

TSTART=DISABLE, RESTARTEN=DISABLE, TSTOP=TCMP0

Description

No Description

Fields

TCMPVAL

Timer comparator 0.

TSTART

Timer start source

0 (DISABLE): Comparator 0 is disabled

1 (TXEOF): Comparator 0 and timer are started at TX end of frame

2 (TXC): Comparator 0 and timer are started at TX Complete

3 (RXACT): Comparator 0 and timer are started at RX going going Active (default: low)

4 (RXEOF): Comparator 0 and timer are started at RX end of frame

TSTOP

Source used to disable comparator 0

0 (TCMP0): Comparator 0 is disabled when the counter equals TCMPVAL and triggers a TCMP0 event

1 (TXST): Comparator 0 is disabled at TX start TX Engine

2 (RXACT): Comparator 0 is disabled on RX going going Active (default: low)

3 (RXACTN): Comparator 0 is disabled on RX going Inactive

RESTARTEN

Restart Timer on TCMP0

0 (DISABLE): Disable the timer restarting on TCMP0

1 (ENABLE): Enable the timer restarting on TCMP0

Links

()